LoRa® Corecell Gateway Reference Design for Fine Timestamp Based on SX1303 for LoRa Core™
The LoRa® Corecell gateway Fine Timestamp reference design is a complete indoor and outdoor gateway turnkey solution reference design provided for US, EU and China ISM bands. The reference design is based on SX1303.
No evaluation kit available for purchase
Available reference design file package